Remarks:

Reconsideration of the application, as amended herein, is respectfully requested.

Claims 1, 3, 4, 6, 7 and 9 are presently pending in the application. Claims 1, 4 and 7 have been amended.

In item 4 of the above-identified Office Action, claims 1, 3, 4, 6, 7 and 9 were rejected under 35 U.S.C. § 103(a) as allegedly being obvious over U. S. Patent No. 5,761,517 to Durham et al ("**DURHAM**") in view of U. S. Patent No. 5,943,203 to Wang ("**WANG**").

Applicants respectfully traverse the above rejections, as applied to the amended claims.

More particularly, Applicants have amended claim 1 to recite, among other limitations:

> a controllable clock supply circuit having:
>
> > an output to be connected to a clock input of the circuit configuration;
> >
> > a clock generator generating a clock signal with clock pulses, **said clock generator generating a constant maximum internal frequency**; and
> >
> > **a pulse filter for filtering clock pulses from said clock signal from said clock generator, said pulse filter including a control input, a filtered clock signal being provided to said output;**

a control device connected to said clock supply circuit and driving said clock supply circuit based upon the measured current consumption, **said control device providing a control signal to said control input of said pulse filter when said means for comparing determine that the instantaneous current consumption exceeds the definable threshold value;** and

said pulse filter suppressing an individual clock pulse of said clock signal generated by said clock signal generator, in response to said control signal at said control input, such that said control device adjusts said clock frequency to provide at said output, at any time, the maximum possible clock frequency corresponding to a maximum permissible current consumption of the circuit. [emphasis added by Applicants]

Applicants' independent claims 4 and 7 have been amended to recite similar limitations, among others.

The amendments to Applicants' claims 1, 4 and 7 are supported by the specification of the instant application, for example, page 6 of the instant application, line 21 - page 7, line 21, which states:

Referring now to the figures of the drawings in detail and first, particularly to FIG. 1 thereof, there is shown a frequency regulating circuit according to the invention. The circuit configuration 1 has a voltage supply input 10 and a clock input 11. The voltage supply input 10 is connected to an operating voltage U_B. A current I taken up by the circuit configuration 1 is measured by a current measuring device 2. **A control device 3 converts the measurement result of the current measuring device 2 into a control signal for a clock supply circuit 4. To that end, the control device is connected to a control input 5 of the clock supply circuit 4.** A clock output 6 of the clock supply circuit 4 is, in turn, connected to the clock input 11

of the circuit configuration 1. [emphasis added by Applicants]

Fig. 1 of the instant application is being reproduced herebelow, for convenience.

FIG 1



Further, the amendments made to claims 1, 4 and 7 are supported, for example, by page 7 of the instant application, line 23 - page 8, line 10, which states:

A more detailed illustration of the clock supply circuit is illustrated in FIG. 2. **Accordingly, the clock supply circuit has a clock generator 7, which generates a constant maximum internal frequency. Moreover, it has a pulse filter 8, which is connected to the control input 5 and the clock output 6. To reduce the clock frequency, as described with reference to FIG. 1, individual pulses of the clock signal generated by the clock generator 7 are suppressed**, which leads overall to a reduction in the clock frequency.

A comparator 12 can be connected to the output of the current measuring device 2 to compare the current measured by the current measuring device 2 with a definable threshold value 13. [emphasis added by Applicants]

Fig. 2 of the instant application is being reproduced herebelow, for convenience.

FIG 2



As such, all of Applicants' amended claims recite, among other limitations: (1) **a controllable clock supply circuit including a clock generator generating a clock signal with clock pulses generated at a constant maximum internal frequency**; and (2) a **pulse filter for filtering out/suppressing individual clock pulses of the clock signal, in response to a control signal input by a control circuit,**

that is generated when a means for comparing determines that the instantaneous current consumption exceeds a definable threshold value. None of the cited prior art references teach or suggest the above limitations of Applicants' claims, among others.

Page 4 of the Office Action primarily points to **DURHAM** as allegedly teaching the invention of Applicants' former claims, while **WANG** is pointed to in the Office Action as allegedly disclosing a current being measured by an instantaneous current sensor and then being compared with a threshold value to determine if an over-current state has occurred. However, **DURHAM** and **WANG** do **not** teach or suggest, among other limitations of Applicants' claims, Applicants' particularly claimed controllable clock supply circuit including, among other things, a clock generator that generates **a clock signal with clock pulses generated at a constant maximum internal frequency, and a pulse filter that suppresses individual pulses of the clock signal in upon receipt of a control signal directly from the control device.** Rather, col. 1 of **DURHAM**, lines 55 ~ 59, state:

> Generally, **the frequency of the clocked signal is reduced (or increased) incrementally** based upon the output of the sensor which detects the level of a specific circuit characteristic, such as heat generated, electrical current utilized of the like. [emphasis added by Applicants]

The incremental decrease or increase of the frequency of a clocked signal, as disclosed in **DURHAM**, is **different from** suppressing **individual** pulses, with a **pulse filter, upon receipt of a control signal directly received at the pulse filter from the control device**, as currently required by Applicants' claims.

Additionally, because the control signal of Applicants' claimed invention is fed directly into the pulse filter that filters out/suppresses current individual pulses of the clock signal, the controllable clock supply of the present invention can react faster to changes in the power consumption than can occur with the device described in **DURHAM**. As such, Applicants' claimed invention is more efficient than the device described in **DURHAM**.

The **WANG** reference does not cure the above-discussed deficiencies of the **DURHAM** reference.

In view of the foregoing, it can be seen that the **DURHAM** and **WANG** references, **fail** to teach or suggest, among other limitations of Applicants' claims, **a controllable clock supply circuit including a clock generator operating at a constant maximum internal frequency** and **a pulse filter that suppresses individual pulses in response to receipt of a control signal**

indicative of an instantaneous current exceeding a predetermined value. As such, Applicants' claims are believed to be patentable over the cited **DURHAM** and **WANG** references, whether taken alone, or in combination.

It is accordingly believed that none of the references, whether taken alone or in any combination, teach or suggest the features of claims 1, 4 and 7. Claims 1, 4 and 7 are, therefore, believed to be patentable over the art. The dependent claims are believed to be patentable as well because they all are ultimately dependent on claims 1, 4 and 7.

In view of the foregoing, reconsideration and allowance of claims 1, 3, 4, 6, 7 and 9 are solicited.

In the event the Examiner should still find any of the claims to be unpatentable, counsel would appreciate receiving a telephone call so that, if possible, patentable language can be worked out.

If an extension of time for this paper is required, petition for extension is herewith made.

Appl. No. 10/781,888
Response Dated March 2, 2007
Responsive to Office Action of December 6, 2006

Please charge any fees that might be due with respect to Sections 1.16 and 1.17 to the Deposit Account of Lerner Greenberg Stemer LLP, No. 12-1099.

Respectfully submitted,

Kerry P. Sisselman
Reg. No. 37,237

For Applicants

March 2, 2007

Lerner Greenberg Stemer LLP
Post Office Box 2480
Hollywood, FL 33022-2480
Tel: (954) 925-1100
Fax: (954) 925-1101